EEEEEEEEE	XX XX XX XX	AAAAA AAAAA AAAAA	MM MM MM MM	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	LL LL	EEEEEEEEE	\$\$\$\$\$\$\$\$ \$\$\$\$\$\$\$\$ \$\$\$\$\$\$\$\$
EE	XX XX	AA AA	MMMM MMMM	PP PP	ii	EE	SS
EE	XX XX	AA AA	MMMM MMMM	PP PP	ΙΪ	ĒĒ	SS
EE	XX XX	AA AA	MMMM MMMM	PP PP	LL	EE	SS
EE	XX XX	AA AA	MM MM MM	PP PP	LL	EE	SS
EE	XX XX	AA AA	MM MM MM	PP PP	LL	EE	SS
EE	XX XX	AA AA	MM MM MM	PP PP	LL	EE	SS
EEEEEEEE	XX	AA AA	MM MM	PPPPPPPP	LL	EEEEEEEE	SSSSSS
EEEEEEEE	XX	AA AA	MM MM	PPPPPPPP	LL	EEEEEEEE	SSSSSS
EEEEEEEE	XX	AA AA	MM MM	PPPPPPPP	LL	EEEEEEEE	SSSSSS
EE	XX XX	AAAAAAAAA	MM MM	PP	LL	EE	SS
EE	XX XX	AAAAAAAAA	MM MM	PP	LL	EE	SS
EE	XX XX	AAAAAAAAA	MM MM	PP	LL	EE /	SS
EE	XX XX	AA AA	MM MM	PP	LL	EE	SS
EE	XX XX	AA AA	MM MM	PP	LL	EE	SS
EE	XX XX	AA AA	MM MM	PP	LL	EE	SS
EEEEEEEEE	XX XX	AA AA	MM MM	PP	LLLLLLLLL	EEEEEEEEE	SSSSSSS
EEEEEEEEE	XX XX	AA AA	MM MM	PP	LLLLLLLLL	EEEEEEEEE	SSSSSSS
EEEEEEEEE	XX XX	AA AA	MM MM	PP	LLLLLLLLL	EEEEEEEEE	SSSSSSSS

XX XX XX XX XX XX	XX XX XX XX XX	AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD	RRRRRRRR RR RR RR RR RR RR RR RR RR RR RRRRRR		VV	
XX	XX	AA AA	DD DD	RR RR	ii	VV VV	ĒĒ
XX	XX	AA AA	DD DD	RR RR		VV VV	EE
XX	XX	AA AA	DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD	RR RR	HHHH	VV	FFFFFFFFF
MM MMMM MMMM MM MI MM MM MM MM MM MM MM MM MM		AAAAAA AA AA AA AA AA AA AA AA AA AA AAAAAA	RRRRRRRR RRRRRRRR RR RR RR RR RR RR RRRRRR				

XAD

F

XA_

.TITLE XADRIVER - VAX/VMS DR11-W DRIVER .IDENT 'V04-001'

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

FACILITY:

VAX/VMS Executive, I/O Drivers

ABSTRACT:

This module contains the DR11-W driver:

Tables for loading and dispatching Controller initialization routine FDT routine
The start I/O routine
The interrupt service routine
Device specific Cancel I/O
Error logging register dump routine

ENVIRONMENT:

Kernal Mode, Non-paged

AUTHOR:

C. A. Sameulson 10-JAN-79

MODIFIED BY:

28

38:

:

48

5\$

6\$

7\$

16-SEP-1984 17:04:40.56 Page 2

V04-001 JLV0395 Jake VanNoy Add AVL bit to DEVCHAR.

6-SEP-1984

V03-006 TMK0001 Todd M. Katz fix a broken branch.

07-Dec-1983

V03-005 JLV0304 Jake VanNoy 24-AUG-1983
Several bug fixes. All word writes to XA_CSR now have
ATTN set so as to prevent lost interrupts. Attention
AST list is synchronized at device IPL in DEL_ATTNAST.
Correct status is returned on a set mode ast that
is returns through EXE\$FINISHIO. REQCOM's are always
done at FIPL. Signed division that prevented full size
transfers has been fixed.

V03-004 KDM0059 Kathleen D. Morse 14-Jul-1983 Change time-wait loops to use new TIMEDWAIT macro. Add \$DEVDEF.

V03-003 KDM0002 KDM0002 Kathleen D. Morse Added \$DYNDEF, \$DCDEF, and \$SSDEF. 28-Jun-1982 XAD

109

209

```
16-SEP-1984 17:04:40.56 Page 3
XADRIVER.MAR: 1
          .SBTTL External and local symbol definitions
: External symbols
          SACBDEF
                                                   AST control block
          SCRBDEF
                                                   Channel request block
                                                   Device types
Device data block
          $DCDEF
          $DDBDEF
          SDEVDEF
                                                   Device characteristics
          SDPTDEF
                                                   Driver prolog table
          SDYNDEF
                                                   Dynamic data structure types
          SEMBDEF
                                                   EMB offsets
                                                  Interrupt data block
I/O function codes
Hardware IPL definitions
          $IDBDEF
          $10DEF
          $IPLDEF
          $IRPDEF
                                                 : I/O request packet
                                                  Internal processor registers
Scheduler priority increments
          $PRDEF
          $PRIDEF
                                                  System status codes
Unit control block
          $SSDEF
          $UCBDEF
                                                : Interrupt vector block
: Define device specific characteristics
          $VECDEF
          SXADEF
: Local symbols
; Argument list (AP) offsets for device-dependent QIO parameters
         = 0
                                                  First QIO parameter
Second QIO parameter
P2
P3
P4
P5
P6
         = 4
                                                ; Third QIO parameter
; Fourth QIO parameter
         = 8
         = 12
                                                  Fifth QIO parameter
         = 16
         = 20
                                                ; Sixth QIO parameter
: Other constants
XA_DEF_BUFSIZ = 65535
                                                : 10 second default device timeout
                                                : Default buffer size
                                                ; Delay N microseconds after RESET
XA_RESET_DELAY = <<2+9>/10>
                                                 ; (rounded up to 10 microsec intervals)
; DR11-W definitions that follow the standard UCB fields
; *** N O T E *** ORDER OF THESE UCB FIELDS IS ASSUMED
         SDEFINI UCB
          .=UCB$L_DPC+4
         UCB$L_XA_ATTN
$DEF
                                                : Attention AST listhead
                   BLKL
         UCB$W_XA_CSRTMP 1
$DEF
                                                ; Temporary storage of CSR image
SDEF
         UCB$W_XA_BARTMP
                                                ; Temporary storage of BAR image
                   BLKW 1
         UCB$W_XA_CSR
.BLKW
$DEF
                                                : Saved CSR on interrupt
         UCB$W_XA_EIR
$DEF
                                                : Saved EIR on interrupt
```

*

BL

```
16-SEP-1984 17:04:40.56 Page 4
XADRIVER.MAR: 1
        UCB$W_XA_IDR
$DEF
                                              : Saved IDR on interrupt
        UCB$W_XA_BAR .BLKW
$DEF
                                              ; Saved BAR register on interrupt
         UCB$W_XA_WCR
$DEF
                                              ; Saved WCR register on interrupt
        UCB$W_XA_ERROR
$DEF
                                              ; Saved device status flag
         UCB$L_XA_DPR
$DEF
                                              ; Data Path Register contents
         UCB$L_XA_FMPR
.BLKL
$DEF
                                              ; Final Map Register contents
         UCB$L_XA_PMPR
$DEF
                                              ; Previous Map Register contents
                  BLKL
         UCB$W_XA_DPRN .BLKW
$DEF
                                              ; Saved Datapath Register Number
                                              ; And Datapath Parity error flag
; Bit positions for device-dependent status field in UCB
        SVIELD UCB.O. -- CATTNAST, M>,-
                                                UCB device specific bit definitions
                                              : ATTN AST requested
                  <UNEXPT, ,M>,-
                                              ; Unexpected interrupt received
UCB$K_SIZE=.
         SDEFEND UCB
: Device register offsets from CSR address
         SDEFINI XA
                                              ; Start of DR11-W definitions
$DEF
         XA_WCR
                                              : Word count
                           .BLKW
$DEF
         XA_BAR
                                              : Buffer address
                           .BLKW
$DEF
         XA_CSR
                                              : Control/status
: Bit positions for device control/status register
        $EQULST XA$K ..0.1.<-

<FNCT1.2>-

<FNCT2.4>-

<FNCT3.8>-
                                              : Define CSR FNCT bit values
                  <STATUSA, 2048>-
<STATUSB, 1024>-
<STATUSC, 512>-
                                              ; Define CSR STATUS bit values
         >
         SVIELD XA_CSR,O,<-
                                                Control/status register
                  <GO, M>,-
<FNCT, 3, M>,-
<XBA, 2, M>,-
                                                Start device
                                                CSR FNCT bits
                                                Extended address bits
                                                Enable interrupts
                  <IE,,M>,-
                  <RDY, M>, -
<CYCLÉ, M>, -
<STATUS, 3, M>, -
                                                Device ready for command
                                                Starts slave transmit
                                              : CSR STATUS bits
```

XAI

26

: 1

120

; (

: 1

275

28

30

```
16-SEP-1984 17:04:40.56 Page 5
XADRIVER.MAR: 1
                                <MAINT,,M>,-
<ATTN,,M>,-
<NEX,,M>,-
<ERROR,,M>,-
                                                                                     Maintenance bit
                                                                                     Status from other processor
                                                                                 : Nonexistent memory flag
: Error or external interrupt
$DEF
                XA_EIR
                                                                                 ; Error information register
; Bit positions for error information register
               $VIELD XA_EIR.0.<-

<REGFLG.M>,-

<SPARE.7.M>,-

<BURST.,M>,-

<PAR.,M>,-

<ACLO.,M>,-

<MULTI.,M>,-

<ATTN.,M>,-

<NEX.,M>,-

<ERROR.,M>,-
                                                                                     Error information register flags whether EIR or CSR is accessed
                                                                                 : Flags whether EIR or LSR is accesse
: Unused - spare
: Burst mode transfer occured
: Time-out for successive burst xfer
: Parity error during DATI/P
: Power fail on this processor
: Multi-cycle request error
: ATTN - same as in CSR
: NEX - same as in CSR
: ERROR - same as in CSR
                >
                                 .BLKW 1
SDEF
                XA_IDR
XA_ODR
                                                                                 ; Input Data Buffer register
                                                                                 ; Output Data Buffer register
                                                1
                                 .BLKW
                SDEFEND XA
                                                                                 : End of DR11-W definitions
```

FUNCTAB , ; No buffered functions ; Device-specific FDT <READPBLK, READLBLK, READVBLK, WRITEPBLK, WRITELBLK, WRITEVBLK>

FUNCTAB +EXESREAD, <READPBLK, READLBLK, READVBLK>

FUNCTAB

MAI

:*

WOR

: 0

F

101

155

: 1

16-SEP-1984 17:04:40.56 Page 7

FUNCTAB +EXESWRITE, <WRITEPBLK, WRITELBLK, WRITEVBLK>
FUNCTAB XA_SETMODE, <SETMODE, SETCHAR>
FUNCTAB +EXESSENSEMODE, <SENSEMODE, SENSECHAR>

XAC

205

RE1

225

301

321 359

: 1

: (

```
16-SEP-1984 17:04:40.56 Page 8
XADRIVER.MAR: 1
             .SBTTL XA_CONTROL_INIT, Controller initialization
  XA_CONTROL_INIT, Called when driver is loaded, system is booted, or power failure recovery.
   Functional Description:

    Allocates the direct data path permanently
    Assigns the controller data channel permanently
    Clears the Control and Status Register
    If power recovery, requests device time-out

   Inputs:
             R4 = address of CSR
             R5 = address of IDB
            R6 = address of DDB
            R8 = address of CRB
   Outputs:
            VEC$V_PATHLOCK bit set in CRB$L_INTD+VEC$B_DATAPATH UCB address placed into IDB$L_OWNER
XA_CONTROL_INIT:
                        IDB$L_UCBLST(R5),R0 ; A
RO,IDB$L_OWNER(R5) ; M
WUCB$M_ONLINE,UCB$W_STS(R0)
            MOVL
                                                                Address of UCB
            MOVL
                                                                Make permanent controller owner
            BISW
                                                             ; Set device status 'on-line'
; If powerfail has occured and device was active, force device time-out. ; The user can set his own time-out interval for each request. Time-; out is forced so a very long time-out period will be short circuited.
            BBS
                         #UCB$V_POWER,UCB$W_STS(RO),10$
                        #VEC$M_PATHLOCK,CRB$L_INTD+VEC$B_DATAPATH(R8)
            BISB
                                                             ; Permanently allocate direct datapath
10$:
            BSBW
                         XA_DEV_RESET
                                                             : Reset DR11W
            RSB
                                                             : Done
```

40

MO

MO

20

30

Outputs:

RO = Error status if odd transfer count IRP\$L_MEDIA = Time-out count for this request IRP\$L_SEGVBN = FNCT bits for DR11-W CSR and ODR image

P6 = Address of Diagnostic Buffer

```
XA_READ_WRITE:
            BLBC
                          P2(AP),10$
                                                                    Branch if transfer count even
2$:
5$:
10$:
                          #SS$ BADPARAM, RO
GEXESABORTIO
             MOVZWL
                                                                     Set error status code
                                                                    Abort request fetch I/O function code Set request specific time-out count Branch if time-out specified
             JMP
                          IRPSW_FUNC(R3),R1
P3(AP),IRPSL_MEDIA(R3)
#10SV_TIMED,R1,15$
             MOVZWL
             MOVL
             BBS
             MOVL
                          #XA_DEF_TIMEOUT, IRP$L_MEDIA(R3)
                                                                    Else set default timeout value
Branch if not maintenance requist
                          #IO$V_DIAGNOSTIC,R1,20$; Branch if not maintenance requist #IO$V_FCODE,#IO$S_FCODE,R1,R1; AND out all function modifiers #IO$_READPBLK,R1; If maintenance function, must be
15$:
             EXTZV
             CMPB
                                                                  ; physical I/O read or write
             BEQL
                          WIOS_WRITEPBLK,R1
             CMPB
             BEQL
             MOVZWL
                         #SS$_NOPRIV,RO
                                                                 ; No privilege for operation
```

```
16-SEP-1984 17:04:40.56 Page 10
XADRIVER.MAR: 1
                                                                                Abort request
                              #0,#3,P4(AP),R0 ; Get value for FNCT bits
#XA_C$R$V_FNCT,R0,IRP$L_$EGVBN(R3) ; Shift into position for C$R
P5(AP),IRP$L_$EGVBN+2(R3) ; Store ODR value for later
20$:
               EXTZV
               ASHL
               MOVW
; If this is a block mode transfer, check buffer for modify access ; whether or not the function is read or write. The DR11-W does ; not decide whether to read or write, the users device does.
; for word mode requests, return to read check or write check.
; If this is a BLOCK MODE request and the UBA Direct Data Path is ; in use, check the data buffer address for word alignment. If buffer ; is not word aligned, reject the request.
               BBS
                              #10$V_WORD, IRP$W_FUNC(R3),30$
                              #XA$V_DATAPATH,UCB$L_DEVDEPEND(R5),25$

Branch if Buffered Data Path in use
P1(AP),2$

DDP, branch on bad alignment
Checke buffer for modify access
               BBS
               BLBS
25$:
30$:
               JMP
               RSB
                                                                             : Return
```

+

```
16-SEP-1984 17:04:40.56 Page 11
XADRIVER.MAR: 1
            .SBTTL XA_SETMODE, Set Mode, Set characteristics FDT
  XA_SETMODE, FDT routine to process SET MODE and SET CHARACTERISTICS
   Functional description:
           If IOSM_ATTNAST modifier is set, queue attention AST for device If IOSM_DATAPATH modifier is set, queue packet. Else, finish I/O.
   Inputs:
           R3 = I/O packet address
R4 = PCB address
R5 = UCB address
           R6 = CCB address
R7 = Function code
           AP = QIO Paramater list address
  Outputs:
           If IO$M_ATTNAST is specified, queue AST on UCB attention AST list. If IO$M_DATAPATH is specified, queue packet to driver. Else, use exec routine to update device characteristics
XA_SETMODE:
                     IRP$W_FUNC(R3),R0
#10$V_ATTNAST,R0,20$
                                                       ; Get entire function code
           MOVZWL
           BBC
                                                       ; Branch if not an ATTN AST
: Attention AST request
           PUSHR
                      #^M<R4,R7>
                      UCB$L XA ATTN(R5),R7
G^COM$SETATTNAST
#^M<R4,R7>
           MOVAB
                                                       ; Address of ATTN AST control block list
           JSB
                                                       : Set up attention AST
           POPR
           BLBC
                      RO,50$
                                                          Branch if error
                      WUCB$M_ATTNAST,UCB$W_DEVSTS(R5)
           BISW
                      #UCB$V_UNEXPT,UCB$W_DEVSTS(R5),10$ expected.
           BBC
                                                       ; Deliver AST if unsolicited interrupt
                      DEL_ATTNAST
#SS$_NORMAL,RO
G^EXESFINISHIOC
           BSBW
105:
           MOVZBL
                                                       : Set status
: Thats all for now (clears R1)
           JMP
; If modifier IO$M_DATAPATH is set, ; queue packet. The data path is changed at driver level to preserve ; order with other requests.
20$:
           BBS
                      S^#IO$V_DATAPATH,RO,30$; If BDP modifier set, queue packet
           JMP
                      G^EXESSETCHAR
                                                       ; Set device characteristics
```

; This is a request to change data path useage, queue packet

7

XADRIVER.MAR:1

16-SEP-1984 17:04:40.56 Page 12

30\$:

CMPL BNEQ JMP #10\$_SETCHAR,R7 45\$ G^EXE\$SETMODE ; Set characteristics? ; No, must have the privelege ; Queue packet to start I/O

; Error, abort 10

MOVZWL CLRL JMP #SS\$_NOPRIV,RO R1 G^EXE\$ABORTIO 45\$: 50\$:

: No priv for operation

: Abort 10 on error

XA

25

```
16-SEP-1984 17:04:40.56 Page 13
XADRIVER.MAR: 1
          .SBTTL XA_START, Start I/O routines
: XA_START - Start a data transfer, set characteristics, enable ATTN AST.
  Functional Description:
         This routine has two major functions:
         1) Start an I/O transfer. This transfer can be in either word or block mode. The FNCTN bits in the DR11-W CSR are set. If the transfer count is zero, the STATUS bits in the DR11-W CSR
         are read and the request completed.

2) Set Characteristics. If the function is change data path, the new data path flag is set in the UCB.
  Inputs:
         R3 = Address of the I/O request packet
         R5 = Address of the UCB
  Outputs:
         RO = final status and number of bytes transferred
         R1 = value of CSR STATUS bits and value of input data buffer register
         Device errors are logged
         Diagnostic buffer is filled
:--
         .ENABL LSB
XA_START:
; Retrieve the address of the device CSR
                  IDB$L_CSR EQ 0
UCB$L_CRB(R5),R4
aCRB$E_INTD+VEC$L_IDB(R4),R4
         ASSUME
         MOVL
                                                  Address of CRB
         MOVL
                                                ; Address of CSR
; Fetch the I/O function code
         MOVZWL
                                                ; Get entire function code
                   IRPSW FUNC(R3),R1
                   R1,UCBSW_FUNC(R5)
                                                 Save FUNC in UCB for Error Logging
                   #IOSV_FCODE,#IOSS_FCODE,R1,R2; Extract function field
         EXTZV
; Dispatch on function code. If this is SET CHARACTERISTICS, we will
; select a data path for future use.
; If this is a transfer function, it will either be processed in word
; or block mode.
                   #10$_SETCHAR,R2
                                                ; Set characteristics?
         BNEQ
; SET CHARACTERISTICS - Process Set Characteristics QIO function
```

XA

```
16-SEP-1984 17:04:40.56 Page 14
XADRIVER_MAR: 1
: INPUTS:
             XA_DATAPATH bit in Device Characteristics specifies which data path to use. If bit is a one, use buffered data path. If zero, use
             direct datapath.
   OUTPUTS:
             CRB is flagged as to which datapath to use.
             DEVDEPEND bits in device characteristics is updated XA_DATAPATH = 1 -> buffered data path in use
                          XA_DATAPATH = 0 -> direct data path in use
                         UCB$L_CRB(R5),R0 ; Get CRB address IRP$L_MEDIA(R3),UCB$B_DEVCLASS(R5) ; Set device characteristics #VEC$M_PATHLOCK,CRB$L_INTD+VEC$B_DATAPATH(R0)
             MOVL
             MOVQ
             BISB
                         #XA$V DATAPATH,UCB$L DEVDEPEND(R5),2$; Were we right?
#VEC$M_PATHLOCK,CRB$C_INTD+VEC$B_DATAPATH(R0); Set buffered datapath
             BICB
25:
             CLRL
                                                                           ; Return Success
                         #SS$_NORMAL,RO
             REQCOM
; If subfunction modifier for device reset is set, do one here
35:
                         S^#IO$V_RESET,R1,4$
XA_DEV_RESET
                                                               ; Branch if not device reset
             BBC
             BSBW
                                                               : Reset DR11-W
; This must be a data transfer function - i.e. READ OR WRITE ; Check to see if this is a zero length transfer. ; If so, only set CSR FNCT bits and return STATUS from CSR
48:
             TSTW
                         UCB$W_BCNT(R5)
                                                               ; Is transfer count zero?
                                                              : No, continue with data transfer : Set CSR FNCT specified?
             BNEQ
                         10$
             BBC
                         S^#IO$V_SETFNCT_R1.6$
             DSBINT
             MOVW
                         IRP$L_SEGVBN+2(R3), XA_ODR(R4)
                                                              ; Store word in ODR
                        XA_CSR(R4),R0

#<XA_CSR$M_FNCT!XA_CSR$M_ERROR>,R0

IRP$C_SEGVBN(R3),R0

#XA_C$R$M_ATTN,R0 ; Force ATTN on to prev
R0,XA_C$R$R4)

#XA$V_LINK,UCB$L_DEVDEPEND(R5),5$ ; Link mode?
#XA$K_FNCT2,R0,XA_C$R(R4) ; Make FNCT bit
             MOVZWL
             BICW
             BISW
             BISW
                                                               ; Force ATTN on to prevent lost interrupt
             MOVW
             BBC
             BICW3
                                                                    ; Make FNCT bit 2 a pulse
58:
             ENBINT
68:
             BSBW
                         XA_REGISTER
RO,7$
                                                                 Fetch DR11-W registers
                                                                 If error, then log it
Log a device error
Fill diagnostic buffer if specified
Return CSR and EIR in R1
             BLBS
                         G"ERLSDEVICERR
             JSB
75:
             JSB
                          G^IOC$DIAGBUFILL
                         UCB$W_XA_CSR(R5),R1
UCB$W_XA_ERROR(R5),R0
             MOVL
             MOVZWL
                                                               : Return status in RO
```

XA

20

XA

DE

10

•

```
16-SEP-1984 17:04:40.56 Page 16
XADRIVER_MAR: 1
; BLOCK MODE -- Process a Block Mode (DMA) transfer request
   FUNCTIONAL DESCRIPTION:
             This routine takes the buffer address, buffer size, fucntion code, and function modifier fields from the IRP. It calculates the UNIBUS address, allocates the UBA map registers, loads the DR11-W device
             registers and starts the request.
: Set up UBA
: Start transfer
   Set up UBA
BLOCK_MODE:
: If IOSM_CYCLE subfunction is specified, set CYCLE bit in CSR image
                          #IO$V_CYCLE,R1,25$ ; Set CYCLE bit in CSR?
#XA_CSR$M_CYCLE,UCB$W_XA_CSRTMP(R5) ; If yes, or into CSR image
             BISW
; Allocate UBA data path and map registers
25$:
             REQDPR
                                                                   ; Request UBA data path
             REQMPR
                                                                   ; Request UBA map registers
             LOADUBA
                                                                   ; Load UBA map registers
; Calculate the UNIBUS transfer address for the DR11-W from the UBA
; map register address and byte offset.
             MOVZWL UCB$W_BOFF(R5),R1
MOVL UCB$L_CRB(R5),R2
                                                                   ; Byte offset in first page of xfer
                                                                      Address of CRB
                          CRB$L_INTD+VEC$W_MAPREG(R2),#9,#9,R1
             INSV
                                                                     Insert page number
                         #16,#2,R1,R2 ; Extract bits 17:16 of bus address
#XA_CSR$V_XBA,R2,R2 ; Shift extended memory bits for CSR
#XA_CSR$M_GO,R2 ; Set "GO" bit into CSR image
R2,UCB$W_XA_CSR$M_GO!XA_CSR$M_CYCLE>,UCB$W_XA_CSR$MP(R5),R0
; CSR image less "GO" and "CYCLE"

#XA$K_FNCT2,UCB$W_XA_CSR$MP(R5),R2 ; CSR image less FNCT bit 2
R1,UCB$W_XA_BARTMP(R5) ; Save BAR for error logging
             EXTZV
             ASHL
             BISW
             BISW
             BICW3
             BICW3
             MOVW
  At this juncture:
             RO = CSR image less 'GO' and 'CYCLE'
R1 = low 16 bits of transfer bus address
R2 = CSR image less FNCT bit 2
UCB$L_XA_DPR(R5) = transfer count in words
             UCB$W_XA_CSRTMP(R5) = CSR image to start transfer with
  Set DR11-W registers and start transfer
; Note that read-modify-write cycles are NOT performed to the DR11-W CSR. ; The CSR is always written directly into. This prevents inadvertently setting ; the EIR select flag (writing bit 15) if error happens to become true.
             DSBINT
                                                                   ; Disable interrupts (powerfail)
```

XA

XA

```
16-SEP-1984 17:04:40.56 Page 17
XADRIVER.MAR:1
                    R1.XA_BAR(R4) ; Load negative of transfer count
R0.XA_CSR(R4) ; Load low 16 bits of bus address
Load CSR image less 'GO' and 'CYCLE'

#XA$V_LINK,UCB$L_DEVDEPEND(R5),26$ ; Link mode?
R2.XA_CSR(R4) ; Yes, load CSR image less 'ENCT'

126$ : Only if link
          MNEGW
           MOVW
           MOVW
           BBC
                                                      Yes, load CSR image less "FNCT" bit 2
           MOVW
          BRB
26$:
                    UCB$W_XA_CSRTMP(R5), XA_CSR(R4); Move all bits to CSR
          MOVW
; Wait for transfer complete interrupt, powerfail, or device time-out
126$:
          WFIKPCH XA_TIME_OUT, IRP$L_MEDIA(R3); Wait for interrupt
; Device has interrupted, FORK
          IOFORK
                                                    ; FORK to lower IPL
; Handle request completion, release UBA resources, check for errors
          MOVZWL
                    #SS$_NORMAL,-(SP)
                                                      Assume success, store code on stack
                    UCB$Q_XA_DPRN(R5)
                                                       Clear DPR number and DPR error flag
          CLRW
          PURDPR
                                                       Purge UBA buffered data path
                    RO,27$
#SS$ PARITY,(SP)
UCB$W XA_DPRN+1(R5)
R1,UCB$L XA_DPR(R5)
#VEC$V_DATAPATH,-
                                                       Branch if no datapath error
          BLBS
          MOVZWL
                                                      Flag parity error on device
Flag PDR error for log
          INCB
27$:
          MOVL
                                                      Save data path register in UCB
          EXTZV
                                                       Get Datapath register no.
                    #VEC$S DATAPATH. - ; For Eri
CRB$L INTD+VEC$B DATAPATH(R3), RO
                                                      For Error Log
                    RO, UCBSW_XA_DPRNTRS)
          MOVB
                                                      Save for later in UCB
                    #9, #7, UCB$W_XA_BAR(R5), RO
          EXTZV
                                                      ; Low bits, final map register no. ; Hi bits of map register no.
                    #4.#2.UCB$W_XA_CSR(R5),R1
R1.#7,#2,R0
          EXTZV
          INSV
                                                       Entire map register number
                     RO.#496
          CMPW
                                                      Is map register number in range?
                                                      No, forget it - compound error
          BGTR
          MOVL
                     (R2)[R0],UCB$L_XA_FMPR(R5); Save map register contents
                    UCB$L_XA_PMPR(R5)
          CLRL
                                                      Assume no previous map register
          DECL
                                                      Was there a previous map register?
          CMPV
                     #VEC$V_MAPREG,#VEC$S_MAPREG,-
                     CRB$L_INTD+VEC$W_MAPREG(R3),RO
          BGTR
                                                      No if gtr
                     (R2)[R0],UCB$L_XA_FMPR(R5); Save previous map register contents; Release UBA resources
          MOVL
28$:
          RELMPR
          RELDPR
; Check for errors and return status
                    UCB$W_XA_WCR(R5)
          TSTW
                                                    ; All words transferred?
          BEQL
                    #XA CSR$V ERROR, UCB$W XA (SR(R5), 35$; Branch on CSR error bit UCB$W XA ERROR(R5), (SP); Flag for controller/drive error status XA DEV RESET; Reset DR11-W
                                                      Yes
          MOVZWL
30$:
          BBC
          MOVZWL
          BSBW
35$:
          BLBS
                                                    ; Any errors after all this?
```

XA

......

XA

16-SEP-1984 17:04:40.56 Page 18 XADRIVER.MAR; 1

JSB BSBW JSB MOVL MULW3 ADDW INSV 408: MOVL BISB REQCOM

G^ERL\$DEVICERR

DEL_ATTNAST

G^IOC\$DIAGBUFILL

(SP)+,RO

#2,UCB\$W_XA_WCR(R5),R1

UCB\$W_BCNT(R5),R1

R1,#16,#16,R0

UCB\$W_XA_C\$R(R5),R1

#XA_C\$R\$M_IE,XA_C\$R(R4)

; Yes, log them

Deliver outstanding ATTN AST's

fill diagnostic buffer

(Get final device status

(Calculate final transfer count

Insert into high byte of IOSB

Return C\$R and EIR in IOSB

#XA_C\$R\$M_IE,XA_C\$R(R4)

; Finish request in exec

```
.DSABL LSB
```

WORD MODE -- Process word mode (interrupt per word) transfer

FUNCTIONAL DESCRIPTION:

Data is transferred one word at a time with an interrupt for each word. The request is handled separately for a write (from memory to DR11-W and a read (from DR11-W to memory). For a write, data is fetched from memory, loaded into the ODR of the DR11-W and the system waits for an interrupt. For a read, the system waits for a DR11-W interrupt and the IDR is transferred into memory. If the unsolicited interrupt flag is set, the first word is transferred directly into memory withou waiting for an interrupt.

.ENABL LSB WORD_MODE:

; Dispatch to separate loops on READ or WRITE

#10\$_READPBLK,R2

: Check for read function

BEQL

: WORD MODE WRITE -- Write (output) in word mode FUNCTIONAL DESCRIPTION:

> Transfer the requested number of words from user memory to the DR11-W ODR one word at a time, wait for interrupt for each word.

10\$:

BSBW MOVFRUSER

Get two bytes from user buffer Lock out interrupts Flag interrupt expected DSBINT

R1, XA_ODR(R4) ; Move data to DR11-W
UCB\$W_XA_CSRTMP(R5), XA_CSR(R4) ; Set DR11-W CSR
#XA\$V_LINK, UCB\$L_DEVDEPEND(R5), 15\$; Link mode?
#XA\$K_FNCT2, UCB\$W_XA_CSRTMP(R5), XA_CSR(R4) ; Clear interrupt FNCT bit 2
; Only if link mode specified MOVW MOVW BBC

BICW3

15\$:

; Wait for interrupt, powerfail, or device time-out

WFIKPCH XA_TIME_OUTW, IRP\$L_MEDIA(R3)

; Check for errors, decrement transfer count, and loop til complete

IOFORK : Fork to lower IPL BITW #XA_EIRSM_NEX!-XA_EIRSM_MULTI!-

```
XADRIVER.MAR:1
                    XA_EIR$M_ACLO!-
XA_EIR$M_PAR!-
XA_EIR$M_DLT,UCB$W_XA_EIR(R5) ; Any errors?
          BEQL
                                                 ; No, continue
          BRW
                                                 ; Yes, abort transfer.
; All words trnasferred?
; No, loop until finished.
20$:
          DECW
                    UCB$L_XA_DPR(R5)
          BNEQ
; Transfer is done, clear iterrupt expected flag and FORK
; All words read or written in WORD MODE. Finish 1/0.
RETURN_STATUS:
          JSB
                    G^IOC$DIAGBUFILL
                                                   fill diagnostic buffer if present
                   DEL_ATTNAST
#SSE_NORMAL,RO
          BSBW
                                                   Deliver outstanding ATTN AST's
          MOVZWL
                                                   Complete success status
                   #2,UCB$L_XA_DPR(R5),R1
R1,UCB$W_BCNT(R5),R1
R1,#16,#16,R0
UCB$W_XA_C$R(R5),R1
#XA_C$R$M_IE,XA_C$R(R4)
228:
          MULW3
                                                   Calculate actual bytes xfered
          SUBW3
                                                   From requested number of bytes
                                                   And place in high word of RO Return CSR and EIR status
          INSV
          MOVL
          BISB
                                                   Enable device interrupts
          REQCOM
                                                 ; Finish request in exec
; WORD MODE READ -- Read (input) in word mode
  FUNCTIONAL DESCRIPTION:
          Transfer the requested number of wrods from the DR11-W IDR into
         user memory one word at a time, wait for interrupt for each word. If the unexpected (unsolicited) interrupt bit is set, transfer the
          first (last received) word to memory without waiting for an
          interrupt.
;--
30$:
         DSBINT UCB$B_DIPL(R5)
                                                 : Lock out interrupts
; If an unexpected (unsolicited) interrupt has occured, assume it
; is for this READ request and return value to user buffer without
; waiting for an interrupt.
         BBCC
                    #UCBSV_UNEXPT,-
                   UCBSW_DEVSTS(R5),32$
                                                   Branch if no unexpected interrupt
          ENBINT
                                                 ; Enable interrupts
          BRB
                    37$
                                                 : continue
32$:
         SETIPL WIPLS_POWER
35$:
; Wait for interrupt, powerfail, or device time-out
```

WFIKPCH XA_TIME_OUTW, IRP\$L_MEDIA(R3)

; Check for errors, decrement transfer count and loop until done

```
16-SEP-1984 17:04:40.56 Page 21
XADRIVER.MAR; 1
         IOFORK
                                                : Fork to lower IPL
                  WXA_EIR$M_NEX!-

XA_EIR$M_MULTI!-

XA_EIR$M_ACLO!-

XA_EIR$M_PAR!-

XA_EIR$M_DLT,UCB$W_XA_EIR(R5); Any errors?

40$

; Yes. about transfer
378:
         BITW
         BNEQ
                                                ; Yes, abort transfer.
         BSBW
                   MOVTOUSER
                                                ; Store two bytes into user buffer
; Send interrupt back to sender. Acknowledge we got last word.
         DSBINT
                   UCB$W_XA_CSRTMP(R5),XA_CSR(R4)
#XA$V_LINK,UCB$L_DEVDEPEND(R5),38$ ; Link mode?
#XA$K_FNCT2,UCB$W_XA_CSRTMP(R5),XA_CSR(R4) ; Yes, clear FNCT 2
         MOVW
         BBC
         BICW3
38$:
                   UCB$L_XA_DPR(R5)
         DECW
                                                          ; Decrement transfer count
         BNEQ
                                                ; Loop until all words transferred
         ENBINT
         BRW
                   RETURN_STATUS
                                                ; Finish request in common code
; Error detected in word mode transfer
40$:
                   DEL ATTNAST
XA DEV RESET
G^IOC$DIAGBUFILL
         BSBW
                                                  Deliver ATTN AST's
         BSBW
                                                  Error, reset DR11-W
         JSB
                                                  Fill diagnostic buffer if presetn
                   G^ERLSDEVICERR
          JSB
                                                  Log device error
                  UCB$W_XA_ERROR(R5),R0
         MOVZWL
                                                  Set controller/drive status in RO
         BRW
         .DSABL LSB
  MOVFRUSER - Routine to fetch two bytes from user buffer.
  INPUTS:
         R5 = UCB address
  OUTPUTS:
         R1 = Two bytes of data from users buffer
         Buffer descriptor in UCB is updated.
          ENABL LSB
MOVFRUSER:
         MOVAL
                   -(SP),R1
                                                  Address of temporary stack loc
                   #2.R2
G*10C$MOVFRUSER
         MOVZBL
                                                  Fetch two bytes
          JSB
                                                  Call exec routine to do the deed
         MOVL
                                                  Retreive the bytes
                                                  Update UCB buffer pointers
         BRB
  MOVIOUSER - Routine to store two bytes into users buffer.
```

```
16-SEP-1984 17:04:40.56 Page 22
XADRIVER.MAR: 1
: INPUTS:
            R5 = UCB address
UCB$W_XA_IDR(R5) = Location where two bytes are saved
   OUTPUTS:
            Two bytes are stored in user buffer and buffer descriptor in UCB is updated.
MOVTOUSER:
                        UCB$W_XA_IDR(R5),R1
#2,R2
G^IOC$MOVTOUSER
             MOVAB
                                                            ; Address of internal buffer
             MOVZBL
             JSB
                                                               Call exec
20$:
                       #2,UCB$W_BOFF(R5) ; Add two to buffer described w^C<^XO1FF>,UCB$W_BOFF(R5) ; Modulo the page size ; If NEQ, no page boundary crossed #4 UCB$L_SVAPTE(R5) ; Point to next page
                                                               Update buffer pointers in UCB
Add two to buffer descriptor
             ADDW
            BICW
            BNEQ
            ADDL
30$:
            RSB
             .DSABL LSB
```

```
16-SEP-1984 17:04:40.56 Page 23
XADRIVER.MAR; 1
          .PAGE .SBTTL DR11-W DEVICE TIME-OUT
  DR11-W device TIME-OUT
: If a DMA transfer was in progress, release UBA resources. For DMA or WORD mode, deliver ATTN AST's, log a device timeout error,
; and do a hard reset on the controller.
  Clear DR11-W CSR
: Return error status
  Power failure will appear as a device time-out
           ENABL LSB
XA_TIME_OUT:
                                                  : Time-out for DMA transfer
          SETIPL
                   UCB$B_FIPL(R5)
                                                  ; Lower to FORK IPL
          PURDPR
                                                    Purge buffered data path in UBA
          RELMPR
                                                  ; Release UBA map registers
; Release UBA data path
          RELDPR
          BRB
                    10$
                                                  : continue
XA_TIME_OUTW:
                                                  : Time-out for WORD mode transfer
                   UCB$B_FIPL(R5) ; Low
UCB$L_CRB(R5),R4 ; Fet
aCRB$L_INTD+VEC$L_IDB(R4),R4
XA_REGISTER ; Rea
                                                  ; Lower to FORK IPL
          SETIPL
10$:
          MOVL
                                                    Fetch address of CSR
          MOVL
          BSBW
                                                    Read DR11-W registers
          JSB
                    G^TOCSDIAGBUFILL
                                                    Fill diagnostic buffer
          JSB
                    G^ERLSDEVICTMO
                                                   Log device time out
And deliver the AST's
                   DEL_ATTNAST
XA_DEV_RESET
#SS$_TIMEOUT,RO
          BSBW
          BSBW
                                                    Reset controller
          MOVZWL
                                                  : Assume error status
                   WUCBSV_CANCEL,-
UCBSW_STS(R5),20$
WSSS_CANCEL,RO
          BBC
                                                 ; Branch if not cancel
          MOVZWL
                                                  : Set status
20$:
          CLRL
                    R1
          CLRW
                    UCB$W_DEVSTS(R5)
                                                    Clear ATTN AST flags
                    # < UCB$M_TIM! UCB$M_INT! UCB$M_TIMOUT! UCB$M_CANCEL! UCB$M_POWER> , -
          BICW
                   UCBSW_STS (R5)
                                                  ; Clear unit status flags
          REQCOM
                                                  : Complete I/O in exec
          .DSABL
                   LSB
          . PAGE
```

```
XADRIVER.MAR: 1
```

.SBTTL XA_INTERRUPT, Interrupt service routine for DR11-W
:++
: XA_INTERRUPT, Handles interrupts generated by DR11-W
: Functional description:

This routine is entered whenever an interrupt is generated by the DR11-W. It checks that an interrupt was expected. If not, it sets the unexpected (unsolicited) interrupt flag. All device registers are read and stored into the UCB. If an interrupt was expected, it calls the driver back at its Wait for Interrupt point. Deliver ATTN AST's if unexpected interrupt.

Inputs:

OO(SP) = Pointer to address of the device IDB
04(SP) = saved R0
08(SP) = saved R1
12(SP) = saved R2
16(SP) = saved R3
20(SP) = saved R4
24(SP) = saved R5
28(SP) = saved PSL
32(SP) = saved PC

Outputs:

The driver is called at its Wait For Interrupt point if an interrupt was expected.
The current value of the DR11-W CSR's are stored in the UCB.

XA_INTERRUPT:

MOVL a(SP)+,R4 MOVQ (R4),R4 : Interrupt service for DR11-W : Address of IDB and pop SP : CSR and UCB address from IDB

; Read the DR11-W device registers (WCR, BAR, CSR, EIR, IDR) and store ; into UCB.

BSBW XA_REGISTER

: Read device registers

; Check to see if device transfer request active or not ; If so, call driver back at Wait for Interrupt point and ; Clear unexpected interrupt flag.

20\$: BBCC

WUCB\$V_INT,UCB\$W_STS(R5),25\$

: If clear, no interrupt expected

: Interrupt expected, clear unexpected interrupt flag and call driver ; back.

BICW #UCB\$M_UNEXPT,UCB\$W_DEVSTS(R5)

; Clear unexpected interrupt flag

; Restore drivers R3 ; Call driver back

```
16-SEP-1984 17:04:40.56 Page 25
XADRIVER.MAR; 1
         BRB
                  30$
; Deliver ATTN AST's if no interrupt expected and set unexpected ; interrupt flag.
258:
```

#UCB\$M_UNEXPT,UCB\$W_DEVSTS(R5) ; Set unexpected interrupt flag
DEL_ATTNAST ; Deliver ATTN AST's
#XA_CSR\$M_IE,XA_CSR(R4) ; Enable device interrupts

; Restore registers and return from interrupt

30\$:

POPR RE I #^M<RO,R1,R2,R3,R4,R5> ; Restore registers ; Return from interrupt .PAGE
.SBTTL XA_REGISTER - Handle DR11-W CSR transfers

**

XA_REGISTER - Routine to handle DR11-W register transfers

INPUTS:

R4 - DR11-W CSR address R5 - UCB address of unit

OUTPUTS:

CSR, EIR, WCR, BAR, IDR, and status are read and stored into UCB. The DR11-W is placed in its initial state with interrupts enabled. RO - .true. if no hard error .false. if hard error (cannot clear ATTN)

If the CSR ERROR bit is set and the associated condition can be cleared, then the error is transient and recoverable. The status returned is SS\$_DRVERR. If the CSR ERROR bit is set and cannot be cleared by clearing the CSR, then this is a hard error and cannot be recovered. The returned status is SS\$_CTRLERR.

RO,R1 - destroyed, all other registers preserved.

XA_REGISTER:

#SS\$_NORMAL,RO ; Assume success
XA_CSR(R4),R1 ; Read CSR
R1,UCB\$W_XA_CSR(R5) ; Save CSR in UCB
#XA_CSR\$V_ERROR,R1,55\$; Branch if no error
#SS\$_DRVERR,RO ; Assume "drive" error
#^C<XA_CSR\$M_FNCT>,R1 ; Clear all uninteresting
#<XA_CSR\$M_ERROR/256>,XA_CSR+1(R4) ; Set EIR flag
XA_EIR(R4),UCB\$W_XA_EIR(R5) ; Save EIR in UCB
R1,XA_CSR(R4) ; Clear EIR flag and error
XA_CSR(R4),R1 ; Read CSR back
#XA_CSR\$V_ATTN,R1,60\$; If attention still set,
#SS\$_CTRLERR,RO ; Flag hard controller err
XA_IDR(R4),UCB\$W_XA_IDR(R5) ; Save IDR in UCB
XA_BAR(R4),UCB\$W_XA_BAR(R5)
XA_WCR(R4),UCB\$W_XA_BCR(R5)
RO,UCB\$W_XA_ERROR(R5) ; Save status in UCB MOVZWL MOVZWL MOVW Branch if no error Assume 'drive' error Clear all uninteresting bits for later BBC MOVZWL 55\$: BICW BISB MOVW MOVW Clear EIR flag and errors MOVW BBC If attention still set, hard error MOVZWL flag hard controller error 60\$: MOVW MOVW MOVW MOVW RSB

```
16-SEP-1984 17:04:40.56 Page 27
XADRIVER_MAR: 1
          .SBTTL XA_CANCEL, Cancel I/O routine
; XA_CANCEL, Cancels an I/O operation in progress
  Functional description:
          Flushes Attention AST queue for the user.
If transfer in progress, do a device reset to DR11-W and finish the
          Clear interrupt expected flag.
  Inputs:
          R2 = negated value of channel index
R3 = address of current IRP
R4 = address of the PCB requesting the cancel
0
          R5 = address of the device's UCB
  Outputs:
XA_CANCEL:
                                                           : Cancel I/O
          BBCC
                    #UCB$V_ATTNAST,-
                    UCBSW_DEVSTS(R5),20$
                                                 : ATTN AST enabled?
; Finish all ATTN AST's for this process.
                    #^M<R2,R6,R7>
          PUSHR
                    R2.R6
          MOVL
                                                    Set up channel number
                    UCB$L_XA_ATTN(R5),R7
          MOVAB
                                                    Address of listhead
                    G^COMSFLUSHATTNS
                                                 ; Flush ATTN AST's for process
          JSB
          POPR
                    #^M<R2,R6,R7>
: Check to see if a data transfer request is in progress ; for this process on this channel
20$:
          DSBINT
                   UCB$B_DIPL(R5)
                                                 : Lock out device interrupts
          JSB
                    G^10C$CANCEL10
                                                 : Check if transfer going
                    WUCBSV_CANCEL.-
UCBSW_STS(R5),30$
          BBC
                                                 ; Branch if not for this guy
  force timeout
                    UCB$L DUETIM(R5)
#UCB$M_TIM,UCB$W_STS(R5); set timed
#UCB$M_TIMOUT,-
UCB$W_STS(R5); Clear timed
          CLRL
          BISW
          BICW
                                                 : Clear timed out
30$:
          ENBINT
                                                  : Lower to FORK IPL
          RSB
                                                  : Return
```

DEL_ATTNAST:

10\$:

Inputs:

Outputs:

DSBINT BBCC

PUSHR #^M<R3,R4,R5> Save R3,R4,R5 MOVL 8(SP),R1 Get address of UCB MOVAB Address of ATTN AST listhead

UCB\$L_XA_ATTN(R1),R2 (R2),R5 Address of next entry on list No next entry, end of loop MOVL BEQL

#UCB\$M_UNEXPT,UCB\$W_DEVSTS(R1); Clear unexpected interrupt flag (R5),(R2); Close list BICW MOVL

UCB\$W_XA_IDR(R1),ACB\$L_KAST+6(R5) MOVW

Store IDR in AST paramater UCB\$W_XA_CSR(R1),ACB\$L_KAST+4(R5) MOVW

Store CSR in AST paramater Set return address for FORK **PUSHAB** B^10\$ FORK : FORK for this AST

: AST fork procedure

RSB

MOVQ ACB\$L_KAST(R5),ACB\$L_AST(R5)

ACB\$L_KAST+8(R5), ACB\$B_RMOD(R5)
ACB\$L_KAST+12(R5), ACB\$L_PID(R5)
ACB\$L_KAST(R5)
#PRI\$_IOCOM,R2
G^SCH\$QAST

; Re-arrange entries

MOVB MOVL

CLRL MOVZBL

: Set up priority increment ; Queue the AST

JMP

20\$: POPR #^M<R3,R4,R5> ENBINT

; Restore registers ; Enable interrupts

: Return

.SBTTL XA_REGDUMP - DR11-W register dump routine

: XA_REGDUMP - DR11-W Register dump routine.

This routine is called to save the controller registers in a specified buffer. It is called from the device error logging routine and from the diagnostic buffer fill routine.

Inputs:

RO - Address of register save buffer R4 - Address of Control and Status Register

R5 - Address of UCB

Outputs:

The controller registers are saved in the specified buffer.

CSRTMP - The last command written to the DR11-W CSR by by the driver. BARTMP - The last value written into the DR11-W BAR by

the driver during a block mode transfer.

CSR - The CSR image at the last interrupt

EIR - The EIR image at the last interrupt

IDR - The IDR image at the last interrupt BAR - The BAR image at the last interrupt

WCR - Word count register ERROR - The system status at request completion

PDRN - UBA Datapath Register number DPR - The contents of the UBA Data Path register FMPR - The contents of the last UBA Map register PMRP - The contents of the previous UBA Map register

DPRF - Flag for purge datapath error 0 = no purger datapath error 1 = parity error when datapath was purged

Note that the values stored are from the last completed transfer operation. If a zero transfer count is specified, then the values are from the last operation with a non-zero transfer count.

XA_REGDUMP:

: Eleven registers are stored. : Get address of saved register images MOVZBL #11,(R0)+ UCB\$W_XA_CSRTMP(R5),R1 #8,R2 (R1)+,(R0)+ MOVAB MOVZBL ; Return 8 registers here MOVZWL 10\$:

SOBGTR R2,10\$ Move them all

UCB\$W_XA_DPRN(R5),(R0)+
#3,R2
(R1)+,(R0)+
R2,20\$ Save_Datapath Register number MOVZBL And 3 more here

MOVZBL ; And 3 more here ; Move UBA register contents 20\$: MOVL

SOBGTR MOVZBL UCB\$W_XA_DPRN+1(R5),(R0)+; Save Datapath Parity Error Flag RSB

```
16-SEP-1984 17:04:40.56 Page 30
XADRIVER.MAR; 1
        .PAGE .SBTTL XA_DEV_RESET - Device reset DR11-W
: **
: XA_DEV_RESET - DR11-W Device reset routine
  This routine raises IPL to device IPL, performs a device reset to
  the required controler, and re-enables device interrupts.
 Inputs:
        R4 - Address of Control and Status Register R5 - Address of UCB
  Outputs:
        Controller is reset, controller interrupts are enabled
XA_DEV_RESET:
               #<XA_CSR$M_MAINT/256>,XA_CSR+1(R4)
XA_CSR+1(R4)
        PUSHR
        DSBINT
        MOVB
        CLRB
; *** Must delay here depending on reset interval
        TIMEDWAIT TIME=#XA_RESET_DELAY ; No. of 10 micro-sec intervals to wait
        MOVB
               ENBINT
                                       ; Restore IPL
; Restore registers
        POPR
               #^M<RO,R1,R2>
        RSB
XA_END:
                                              ; End of driver label
        .END
```

0157 AH-BT13A-SE

DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY

